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Summary
Modeling and analyzing software architectures are useful for helping to under-
stand the system structures and facilitate proper implementation of user requirements.
Despite its importance in the software engineering practice, the lack of formal descrip-
tion and verification support hinders the development of quality architectural models.
In this thesis, we present two automated approaches to model and verify software
architectures and architecture styles in the Process Analysis Toolkit (PAT). The first one
is using the Monterey Phoenix (MP) language to formalize and verify software architec-
tures. This language is recently proposed and rigourously defined via a series of event
grammar rules. It is capable of modeling system and environment behaviors based on
event traces. Despite its usefulness in modeling software architectures, this language is
short of verification support. In our work, we define the MP language with formal syntax
and operational semantics. Based on the semantics, we further develop a dedicated mod-
el checker for MP in the PAT verification framework to support the modeling, simulation
and verification of the MP models.
In addition to the first approach, we also present another one of designing a pre-
defined architecture style library using the Wright# language. Wright# language is an
extension of the Wright language with hierarchical structures and a rich set of data op-
erations. We formalize the syntax and semantics of Wright# to provide the foundation
of formal analysis. Based on the formalization, we develop an architecture style library
which embodies a set of commonly used architecture styles to facilitate user’s modeling
process. A real life case study about the Teleservices and Remote Medical Care System
(TRMCS) will be presented to evaluate the effectiveness and scalability of the approach.
Finally, we conclude the thesis and discuss several future research directions re-
garding the current work. They include both the extensions of language features and the
enrichment of the architecture style library.
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Nowadays, the systems and softwares have become increasingly complex and growing
in large scale. Some of them even need multiple groups to work cooperatively together
to solve a much larger problem rather than any of them could solve individually. Each
group takes charge of a portion of the system and develops softwares that interact with
other groups’ through carefully defined interfaces. The complex systems are thus often
composed of multiple independent components and the interactions among them. The
core element that makes the different components combined together as a successful
whole is the Software Architecture (SA).
The SA plays an essential role in the high level description of a system design,
where the structure and communication of the participating components are emphasized.
In analogy to the civil engineering, it represents the fundamental structural and behav-
ioral descriptions of the software system during the engineering process. Therefore,
formalizing and verifying the software architectures are very useful and practical. The
advantages are reflected in the following aspects. Firstly, it gives users an intuitive under-
standing of the structures and behaviors of the whole system. Secondly, it assists users
2to specify and verify system properties before the system is fully implemented. Thirdly,
it allows different groups or organizations to work together by assigning each of them a
part of the system and giving them guidelines and objectives in the following implemen-
tation phase. Despite these advantages, the lack of formal description and verification
support hinders the development of quality architectural models. The previous practice
of software architecture modeling mainly relied on diagrammatic notations and informal
textual descriptions. Until recent years, researchers start to apply the formal modeling
techniques to software architecture designs, which can conduct the rigorous verification
of the intended structures and behaviors of the systems. The merit of such verifications
is to determine whether a modeled structure can successfully satisfy a set of given prop-
erties derived from the requirements of a system. Furthermore, automated verification
provides an efficient and effective means for checking the correctness of the software
architectures. In addition, the development cost can be greatly reduced if mistakes are
found and removed in the early architecture design phase.
Among the various verification techniques, model checking is an effective and
competitive technology which is through exhaustively and automatically execution to
verify the systems whether it conforms to the user’s expected properties. The most re-
markable advantage of model checking is that it is totally automatic. What users need
to do is just to choose an appropriate language to model the system structures and spec-
ify the properties to be checked. The model checkers like PAT [2, 29], will return the
results whether a property is satisfied or violated. If violated, the model checker will dis-
play a counterexample trace to reveal the problem. Users can refine their system models
according to the information derived from the counterexamples. Due to its powerful
functionality, model checking has achieved great success in finding subtle and fatal er-
rors in realistic industrial systems. For example, Intel i7 CPU is verified using model
checking techniques without a single test case [24].
Due to the above reasons, we are considering about applying the model checking
3techniques to software architecture designs and supporting a variety of properties check-
ing regarding the system model. In the following subsection, we will give an overview
of our work and the corresponding contributions.
1.2 Overview and Contributions
Among the various architecture description languages, Monterey Phoenix (MP) [9, 10,
11] is a precise and innovative language which describes the system behavior based on
rigorous event grammar rules. In this language, the behavior of the system is defined as a
set of events (event trace) with two basic relations: precedence and inclusion. The struc-
ture of event trace is specified by event grammar rules and other constraints organized
into schemas. The structure of the system can be designed based on the behavior mod-
el [13, 12], which provides a topology representation of how the system is composed and
operated by users. Despite its flexible features, this language is short of model checking
support. In our work, we applied the model checking technique to MP language for the
first time and supported a wide range of properties checking including deadlock-freeness,
reachability, and Linear Temporal Logic (LTL) properties. An automated approach to the
modeling and verification of system architectures are conducted in the PAT framework.
Firstly, we cover a rich set of MP syntax to describe concurrent communications be-
tween the components and connectors of the system. We formally define the syntax and
operational semantics to provide the foundation of formal analysis. Based on the for-
mal semantics, we further developed a dedicated model checker in the PAT verification
framework, which supports modeling, simulation and verification of the MP models. Af-
ter that, we demonstrate our approach with the architecture modeling and verification of
the client-server, pipe-filter and radar-weapon system [11], where the effectiveness and
useability of our approach are evaluated.
The practice reveals that large and complex software systems are often best rep-
4resented using a combination of different architectural styles. In light of this observa-
tion, we further improved our work by building an architecture style library to facilitate
the reuse of basic and common architecture patterns. In order to achieve this goal, we
firstly propose a new software architecture description language named Wright#. This
language is developed by combing several previous works and adding new features.
Compared with the MP language, Wright# is more delicate and powerful in describ-
ing the system behaviors. The structural description of this language is extended from
the Wright notations [7, 5], which was proposed by Allen and Garlan in 1997. We adopt
the Configuration structure of the language to capture the behaviors and interactions of
each part of systems. We extend Wright with a rich set of syntax like global variables
and sequential programs to describe the structures of components and connectors more
clearly. We formally define the syntax and operational semantics of Wright# to provide
the foundation of formal analysis. We also developed a dedicated model checking mod-
ule for Wright# in PAT and designed an architecture style library based on that. The
style library contains a set of commonly used software architecture styles, such as the
client-server, peer-to-peer, pipe-filter, publish-subscriber, shared-data, etc. With the help
of the style library, users are able to extend and reuse existing structures in their software
architecture designs. We will use a real world case study of a Teleservices and Remote
Medical Care System (TRMCS) [22] to demonstrate the effectiveness and scalability of
our approach.
1.3 Thesis Organization
The rest of the thesis is organized as follows. Chapter 2 investigates the background
knowledge regarding the language features of MP and Wright#, as well as the reasons of
choosing PAT verification framework to do the implementation. Literature reviews of the
current numerous architecture description languages and the architecture styles are listed
5in Chapter 3. Chapter 4 presents the first completed work on applying model checking
techniques to MP language. Chapter 5 presents the second completed work of designing
an architecture style library using the Wright# language. Chapter 6 compares these two




Formalizing and verifying software architectures emphasize two important aspects: one
is the software architecture description language, the other is the verification techniques.
Users need to chose an appropriate language to model the system architectures first, and
then utilize the verification techniques like model checking to do the simulation and
verification of system models. In our work, we support two architecture description lan-
guages: MP and Wright#. MP language has the merits of conciseness and easy to learn.
User don’t need too much background knowledge to grasp this language well. It is quite
useful and practical in engineering field. Compared with MP, Wright# language is more
dedicated and powerful in describing the system behaviors which is developed based on
CSP# language. In the following part, we will introduce the basic language features of
MP and Wright#. After that, we will give an introduction of the PAT verification frame-
work and state the reasons why we choose it to support the above two languages.
2.1 Basic Concepts of MP
Firstly, we will introduce the basic concepts and language features of Monterey Phoenix
language. In this language, the software architectures are specified based on behavior
7models. The behavior of a system is defined as a set of events (event trace) with two
basic relations: precedence (PRECEDES) and inclusion (IN). In case of precedence, it
means two events are ordered in time. One event should happen before the other event.
In case of inclusion, it represents one event appears inside another event. Under this
relation, events can be defined in an appropriate level of granularity and with hierarchical
structures. The two basic relations define a partial order between events. Two events
may happen concurrently if they are not ordered. The basic relations are transitive, non-
commutative, non-reflexive, and distributive.
2.1.1 Event Grammar Rules
The structure of event trace is specified by the event grammar rules in terms of PRECEDES
and IN relations. The grammar rules have a form of:
A : right-hand-part;
where A stands for event type name. The following event patterns are used in the right
hand part of grammar rules, where B, C, D stand for event type names or event patterns.
1) A : B C D;
The first event pattern is a sequence which represents the ordering of events under
the PRECEDES relation. This rule means an event of a type A event contains ordered
events b, c, and d, matching B, C, and D event patterns. Events b, c, d are IN event a,
event b PRECEDES event c, and event c PRECEDES event d. The sequence pattern may
contain any finite number of events, like “A : B; ” or “A : B C D E; ”.
Events are visualized by small squares, and the two basic relations are visualized
by arrows. Specifically, the PRECEDES relation is denoted by solid arrow and the IN
relation is denoted by dotted arrow. Figure 2.1 depicts the event trace specified by this
rule:
8Figure 2.1: An example of event trace defined by the Sequence Pattern
2) A : (∗ B ∗);
The above rule denotes a set of zero or more events of type B with PRECEDES
relation between them. All events of type B are IN the event of type A. Users can set a
particular scope for this rule in the following way: “A : (∗ < startScope − endScope >
B ∗); ”, where startScope and endScope are nonnegative integers. A valid event trace for
this rule is shown in Figure 2.2:
Figure 2.2: An example of event trace defined by the Iterative Pattern
3) A : {B, C, D};
The third rule denotes a set of events B, C and D without PRECEDES relation
between them. It represents an event a of the type A contains unordered events b, c
and d of the types B, C and D, correspondingly. The events b, c, d are all IN event
a. The set pattern may contain any number of event patterns, like “A : {B, C}; ”,
“A : {B, C, D, E}; ”. The event trace in Figure 2.3 specifies a valid scenario for this
rule:
4) A : {∗ B ∗};
9Figure 2.3: An example of event trace defined by the Set Pattern
The fourth rule denotes a set of zero or more events satisfying event pattern B
without an ordering relation between them. Similar to scope sequence rule, users can set
a particular scope for this rule in the following way: “A : {∗ < startScope− endScope >
B ∗}; ”, where startScope and endScope are nonnegative integers. A valid scenario for
this rule is shown in Figure 2.4:
Figure 2.4: An example of event trace defined by the Scope Set
5) A : [ B ];
This rule denotes an optional event B, all valid scenarios for this rule are repre-
sented in Figure 2.5:
Figure 2.5: Optional Pattern
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6) A : (B | C | D);
The sixth rule denotes an alternative - event A can include event B, or event C, or
event D. All valid scenarios for this rule are shown in Figure 2.6:
Figure 2.6: Examples of event traces defined by the Alternative Pattern
The behavior model of a software system is specified using a set of event traces
together with some constraints organized in a schema. The concepts of MP schema is
inspired by Z schemas and the architectural concept of configuration. For a tradition-
al configuration, it usually contains a collection of components and connectors, where
components capture the behavior of each part of the system and connectors specify the
interactions among components. In terms of MP model, both components and connectors
are expressed by root events, while other events are used to specify the event structures
and interactions. The detailed structure of MP schema will be introduced in Chapter 4.
2.1.2 Share All Constraint
In addition to the basic grammar rules, MP also provides a mechanism for synchronizing
root event behaviors through specific share all constraint. This operation plays a role
similar to the event synchronization in CSP. The following shows two examples of the
share all constraint:
• A, B SHARE ALL D;
• A + B, C SHARE ALL D;
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The events in the left side of the share all constraint should be root events only, therefore,
event A, B, C are all root events. The first one means that {x : D | x IN A} = {y : D |
y IN B}. The second constraint denotes that {x : D | x IN A or x IN B} = {y : D |
y IN C}. We will use a Multiple Synchronized Transactions schema given in Figure 2.7 to
illustrate this constraint. This MP schema requires that the TaskA and TaskB components
are involved in a strictly synchronized communication. Each Send event can only appear
when the previous Receive event has been accomplished. A valid event trace specified
by this example is shown in Figure 2.8 in the case for scope 2.
SCHEMA Multiple Synchronized Transactions
ROOT TaskA : (∗ Send ∗);
ROOT TaskB : (∗ Receive ∗);
ROOT Connector : (∗ Send Receive ∗);
TaskA, Connector SHARE ALL Send;
TaskB, Connector SHARE ALL Receive;
Figure 2.7: MP Codes for Multiple Synchronized Transactions schema
Figure 2.8: Example of event trace for Multiple Synchronized Transactions schema
2.1.3 Slice Assertion
For the assertion language, MP proposes a useful clause Slice to represents a set of con-
current events with in the event trace.
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Concurrent(x, y) ≡ ¬(x PRECEDES y) ∧ ¬(y PRECEDES x)
Slice is a set of events from the event trace, such that
∀ x, y ∈ Slice, Concurrent(x, y)
It can be viewed as a special relation used in assertions.
2.2 Language Features of Wright#
2.2.1 Component and Connector View
The Wright# language is designed based on the architecture view of component and
connector (C&C) [17]. Under this view, different portions of the software architectures
can be described either as components or connectors. For example, the objects, clients,
servers and databases can be regarded as components. They are all independent units.
The components communicate with each other through connectors. Thus, the connectors
usually represent communication links such as data flows or interaction protocols. We
can use box-and-line diagrams to depict them more intuitively. The components are
usually drawn as boxes and connectors are drawn as lines. A simple example is given in
Figure 2.9.
In this example, there are four clients and one server. Both clients and server are
drawn as boxes denoting components. The black lines connecting server and clients are
data flow links denoting connectors. The client-server connectors allow several clients to
retrieve data synchronously from the same server. The server will sent back the required
data to the clients through the data flow links (connectors).






Figure 2.9: Example of C&C View
called ports. We can use ports to describe the possible interaction between components
and its environment. Similarly, connectors have roles – a set of interfaces that are used to
receive data from one component and transmit data to other components. For example,
the client-server connector have require-service role and return-service role. Users can
use detailed process expression to describe the behaviors of port and role. For Wright#
language, the process is described via CSP# language in detail. We will introduce this
language in the following subsection. In addition to the interfaces, both component and
connector have a separate process to define its mainly function or behaviors. In compo-
nent, it is called computation; in connector, it is called glue. Same as port and role, the
processes of computation and glue are also described via CSP# language.
In order to model multiple units with the same behavior, users can define the
instances of each participated component and connector. The instances can be easily
understood as the created objects of each class in object-oriented programming languages
such as JAVA and C#. Each instance can inherit all the interfaces and computations of
the component or connector. Therefore, the pure component and connector are more like
types that can be reused in multiple instances.
So as to make the components and connectors a whole, relations among them
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also need be specified. The primary relation in Wright# are defined by attachment. At-
tachment indicates which component is connected to which connector. In particular, the
attachment is settled by associating a component’s port to another connector’s role. The
attached port and role are required to be compatible. The components are only permit-
ted to attach to connectors. Also, connectors cannot appear individually which must be
attached to some components to do data transmission.
During the process of model execution, each role name of connectors will be
renamed by its associated port’s name and all the instances are executed in parallel. As
mentioned above, Wright# uses CSP# language to describe the behaviors of each port,
role, computation and glue. In the following part, we will introduce the CSP# language.
2.2.2 Communicating Sequential Programs (CSP#)
CSP# [37] language allows one to describe systems in terms of processes that operate in-
dependently or interact with each other. In this language, system behaviors are described
as process expressions combined with compositional operators which allows processes
to be defined both as sequential processes and as the parallel composition of more prim-
itive processes. Therefore, CSP# has a wide range of algebraic operators, such as prefix,
external/internal choice (2/u), interleaving (|||), parallel (‖), hiding (\) and so on.
The basic syntax of CSP# is listed below, where e is an event and X is a set of
events. Capital letters P and Q denote processes. b is a boolean expression, ch is a
channel, exp is an expression, and x is a variable.
P ::= Stop | Skip | e{prog} → P | ch!exp→ P | ch?x→ P |
P \ X | P; Q | P 2 Q | P u Q | if b {P} else {Q} |
[b]P | P ‖ Q | P ||| Q | P 4 Q | ref (Q)
The Stop means a process is in a deadlock state and behaves absolutely nothing.
The Skip means a process finishing normally and then behaves exactly as Stop. Event
prefixing e{prog} → P is firstly engaged in event e and then behaves as process P. The
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sequential composition P; Q behaves as P until P terminates and then behaves as Q.
One way to introduce diversity of behaviors is through choices. A choice between two
processes is denoted as P 2 Q (for external choice) or P u Q (for internal choice).
P 4 Q behaves as P until the first event of Q is engaged, then P is interrupted and Q
takes control. Process P\X hides observational occurrences of events from X. Recursion
is allowed by process referencing.
CSP# language is developed based on CSP [20] language and has its own exten-
sions. We will introduce some of its extension features as below. In the syntax, ch is
a channel, while ch?x denotes reading a constant x from ch and ch!exp denotes writing
a value of an expression into ch. In CSP#, process may communicate through message
passing via channels. A channel can be defined as channel c 5, where channel is the
reserved keyword, c is the channel name and 5 is the channel buffer size. A process will
be blocked if it is trying to read an empty channel, or if trying to write a full channel. In
addition, if the buffer size is defined to be 0, a synchronized channel is declared in the
form like channel s 0.
CSP# supports statement block inside events, which allows process to access and
reset global variables when a corresponding event is enabled. For example, P() = add{x =
x + 1; } → Skip; defines a process, which enables an event named add and adds 1 to
the global variable x. In the syntax, parallel composition of two processes with barrier
synchronization is written as P ‖ Q, where ‖ denotes parallel composition. P and Q
may perform lock-step synchronization, i.e. P and Q simultaneously perform one same
event. By default, all events in both P and Q’s alphabets must be synchronized. Notice
that which events to be synchronized depends on the alphabets of P and Q. In contrast,
process P ||| Q runs all processes independently. Conditional choice if b {P} else {Q}
behaves as P if b evaluates to true, and behaves as Q otherwise. Process [b]P waits until
condition b becomes true and then behaves as P.
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2.3 PAT Verification Framework
The PAT [2, 29, 27] verification framework is designed to apply state-of-the-art model
checking techniques for system analysis. It supports composing, simulating and rea-
soning of concurrent, real-time systems and other possible domains. To achieve good
performance, advanced optimization techniques such as partial order reduction, symme-
try reduction [47] and process counter abstraction are implemented in PAT. So far, PAT
has 2000+ registered users from 400+ organizations in 52 countries and regions.
In the following, we will list the reasons why we choose PAT to support MP and
Wright# languages. Firstly, PAT is designed to be a self-contained framework to support
reachability analysis, deadlock-freeness analysis, full LTL model checking, refinement
checking as well as a powerful simulator and verifier. It is also a user-friendly model
checker for Windows users. Secondly, PAT is designed to be an extensible and modular-
ized framework which allows user to build customized model checkers and support the
analysis of different systems/languages [28, 42, 41, 40, 48, 43]. Each language is en-
capsulated as one module with predefined APIs, which identify the specialized language
syntax, well-formed rules as well as formal semantics, and loaded at run time according
to the input model. This specific feature allows us to build separate modules in PAT to
support MP and Wright# languages more conveniently and easily. Thirdly, its code gen-
eration mechanism assists users to generate the module structure and interfaces in short
time and with high accuracy. We could directly code based on this structure instead of
coding from scratch. Due to the above reasons, PAT is an ideal choice for us to support




3.1 SA Description Languages
In the past years, model checking techniques have been applied to SA designs [46],
which aim at achieving precise specification and rigorous verification of the intended
structures and behaviors in the design. The advantage of verification is to determine
whether a modeled structure can satisfy a set of given properties derived from the user
requirements. A considerable number of architecture description languages have been
proposed in the past years, e.g., Wright [6, 7], ACME [19], Darwin [26], ArchJava [3],
CHAM [15, 23], CHARMY [32], and AIDs [33]. We will have an overview of them in
the following.
Wright is considered as the prominent language in modeling the component and
connector structures. It captures the properties and structures of systems by composing
components which interact through connectors. This language makes the explicit use
of parameterizing the specific behaviors of a particular type. It is partially encoded into
the FDR model checker [5], where only a subset of the language features is supported
and the verification is limited by the FDR tool (e.g., only compatibility checking and
deadlock analysis are available).
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ACME is being developed as a joint effort of the SA research community. It is in-
tended to support mapping from one architecture description language to an intermediate
logical formalism and provides a structural framework for characterizing architectures. It
adopts an open semantic framework to reason about models. Also, an architecture devel-
opment environment – AcmeStudio [35] (an Eclipse plug-in) is implemented to support
ACME models. [4] also presents a tool to incrementally synchronize ACME models
with implementations in ArchJava which is an extension of the Java programming lan-
guage.
Darwin uses the process algebra FSP to describe the behaviors of individual com-
ponent. It is a declarative language which is intended to be a general purpose notation
for specifying the structure of distributed systems. This language is supported by the
Labeled Transition System Analyzer (LTSA) tool. In particular, this language can be
used to describe dynamic structures [30]. Darwin language can handle reconfiguration
behaviors well but does not address the issues about the complex interactions among
reconfiguration units.
ArchJava is an extension to Java that allows users to express software architec-
tures and uses a type system to ensure that the implementation conforms to architectural
constraints. Users can specify components, connectors, port constructs, relate objec-
t instances through this language and then complete the implementation using the Java
programming language. ArchJava specifies only the structures of applications. It does
not go further in describing other important architectural properties such as system be-
haviors or architectural styles.
CHAM models system architecture in terms of molecules and transformation
rules. As a general term rewriting system, CHAM can describe arbitrary reconfigura-
tions of architectures. It has an effective way to express system properties but with the
cost that the description of systems must be encoded in system rewriting rules. In addi-
tion, this language is short of verification support.
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CHARMY suggests an iterative approach which allows users to incrementally
specify the SA of a software system through diagrammatic notations and offers a graphi-
cal user interface to draw topology, state, and sequence diagrams. It translates its original
notations to Promela code and uses the model checker SPIN [21] to do the verification.
Using this language, a skeleton Java code is automatically generated from the SA speci-
fication at the step after the SA is validated with respect to the desirable requirements.
Architectural Interaction Diagrams (AIDs) introduces interaction mechanisms, or
buses, as first-class entities into the modeling vocabulary. Users have the capability
of using buses to capture interaction at a higher level of abstraction in their modeling.
AIDs permits users to use buses to encapsulate complex interaction protocols. Similar to
CHAM language, AIDs is also short of model checker’s support.
In addition to the above mentioned specific architecture description languages, a
considerable amount of work has involved the Z [36] specification language and CSP [20]
language. Z language is a model-based, set-theoretic formalism which is developed to
be highly expressive. The system described in Z notations includes a set of system states
and different operations. There are also the Object-Z [16] and TCOZ [31] languages
proposed to extend Z with object-oriented styles and timing primitives. In contrast, CSP
language is one of the process algebra languages. It defines system behaviors based on
process modeling and formal reasoning about these models. The Wright language uses a
subset of CSP to specify the behaviors of connected elements of a system. In particular,
the concept of schemas in Z notations and the process expressions of CSP language
provide inspiration and insight for formalizing and refining the behavior models in MP.
3.2 Software Architecture Styles
Complex software architectures are usually composed of a variety of basic small archi-
tecture styles. Modeling and verifying of basic common architecture styles can facilitate
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user’s modeling process as well as improve system model’s accuracy. In the past decades,
a number of work have been done in classifying and introducing different architecture
styles. In 1997, Allen and Garlan [8] presented a formal approach to specify and verify
the connectors in the system designs. The key idea is to define architectural connectors
as explicit semantic entities. In each connector, the participant roles and how these roles
interact are characterized. However, in their approach, the component styles are not in-
volved and emphasized. In addition, there is also some work conducted on designing the
specific architecture styles, e.g., model checking Publish-subscribe systems [18].
In 2006, Kim and Garlan [25] proposed the modeling and verification of architec-
ture styles using the Alloy language and analyzer. In their approach, a few architecture
styles based on ACME descriptions were translated to Alloy and verified. Although it
offers a useful insight to the ability of applying Alloy in automating the verification of
architecture descriptions, the performance issue is a practical limitation. In compari-
son, we support the simulation and verification of both MP and Wright# models directly
without extra transitions, which can save the overhead to a large extent.
The drawback of many existing approaches lies in the limited verification support
to the software architecture models specified in those notations. In the next two chapters,
we will present two approaches to solve this problem as well as designing a software
architecture style library which contains a set of commonly used software architectures,
such as the client-server, peer-to-peer, pipe-filter, publish-subscriber, shared-data, etc.
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Chapter 4
Completed Work 1: Using Monterey
Phoenix to Formalize and Verify
Software Architectures
Monterey Phoenix (MP) architecture description language is a precise and innovative
language which is proposed by professor Mikhail Auguston in 2009. In this language,
the model of system architecture is defined as a set of events (event trace) with two ba-
sic relations: precedence and inclusion. The structure of event trace is specified using
event grammar rules and other constraints organized into schemas. We can describe the
behaviors of systems based on rigorous event grammar rules. The system architecture
is developed as a behavior model, which provides a topology representation of how the
system is composed and interact with users. The MP language is elegantly defined and
easy to learn, especially good for users without solid SA background knowledge. De-
spite its practical capability, this language is short of model checking support. In our
work, we applied the model checking technique to MP language for the first time and
supported a wide range of properties checking including deadlock-freeness, reachability,
and LTL properties. In the following part of this chapter, we will present an automated
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approach to the modeling and verification of system architectures via MP language under
the PAT framework [44]. Firstly, we cover a rich set of MP syntax to describe concurrent
communications between the components and connectors of the system. We formally
define the syntax and operational semantics to provide the foundation of formal analysis.
Based on the formal semantics, we further develope a dedicated model checker, which
supports modeling, simulation and verification of MP models. Finally, we demonstrate
our approach with the architecture modeling and verification of the client-server, pipe-
filter and radar-weapon system, where the effectiveness and useability of our approach
are evaluated.
4.1 Formal Syntax and Semantics of MP
As introduced in Chapter 2, system behaviors in MP are described based on behavior
models. Different event traces can be extracted from the well built behavior model. Each
trace represents a valid execution case of the abstract system machine. Events in MP
are the basic elements and defined at different levels of granularity. According to the
language features, we classify all events into three categories. They are root events,
middle events and leaf events respectively. Among them, root events and middle events
can be viewed as composite events defined by pattern-lists; leaf events are the atomic
events, which are executed at each step during the process of simulation or verification.
Both middle events and leaf events can appear in the pattern-lists. The behavior model
in MP is expressed via the MP schema which is organized as a set of root events without
PRECEDES or IN relations between them. Different root events can be synchronized
through the share all constraint.
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4.1.1 Syntax of MP Schema
The syntax of MP schema is formalized in this subsection. We start with the formaliza-
tion of the MP Schema definition as follows.
Definition 4.1.1 (MP Schema) A MP Schema is a 4-tuple S = (Var, Init,P,C), where
Var is a set of global variables; Init is the initial valuation of the variables; P denotes all
the pattern-lists of root events; C is the share all constraint.
In the above Schema, multiple root events can have several leaf events in common.
The common leaf events are provided by share all constraint. All the root events should
execute their common leaf events simultaneously. For the respective other events, they
are executed in interleave order. The structure of root event is defined via the When
structure which has a form as below:
er ::= P when (e1 ⇒ Q1, · · · , en ⇒ Qn) – when structure
where er is the root event, ei (1 ≤ i ≤ n) is the leaf event, P and Qi (1 ≤ i ≤ n)
denote pattern-lists. The When structure is similar to the interrupt operation in CSP or
the exception handling construct in traditional programming languages such as C# and
JAVA. Event ei (1 ≤ i ≤ n) may be inserted in the event trace at any place within the
root trace, then the trace is continued with events specified by pattern-list Qi. Users can
also attach a RESTART clause after the When construct so as to resume the trace from
the beginning of the pattern-list for the root after the interruption.
In MP, the behavioral aspects of the root events or middle events are described
through pattern-list which is the key part of this language. Next, we will show the syntax
of pattern-list. Most of the syntax is derived from the event grammar rules given in
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Chapter 2.
P ::= el – atomic leaf event
| {program} – special event
| Skip – termination event
| P Q – sequence
| (P1 | P2 | .... | Pn) – alternative
| {P1,P2, ...,Pn} – set
| {∗ < a1 − a2 > P∗} – scope set
| (∗ < a1 − a2 > P∗) – iterative
| if b {P} else {Q} – conditional choice
| while b {P} – while loop
| ref{em} – middle event reference
where el denotes the leaf event which is atomic and indivisible, em denotes middle event,
b is a boolean expression, the capital letters P and Q represent pattern-lists. In addition,
we need to define the scope for the scope set and iterative pattern-lists in order to make the
event trace finite when doing model checking. Therefore, a1 and a2 are two nonnegative
integers that define the lower bound and upper bound of the scope.
An atomic leaf event el is executed individually. Special event {program} is a
paragraph of sequential program which is a statement block containing variable assign-
ment, if-then-else or while structures. The right hand part of assignment is arithmetic or
boolean operation. Special event is considered as an atomic event and executed in one
step. The Skip event is a successful termination event. This event means a pattern-list
finishes successfully without deadlock. Both special event and termination event are re-
garded as leaf events. P Q is the sequence pattern. It behaves as pattern-list P first until its
termination and then behaves as pattern-list Q. The alternative pattern (P1 | P2 | .... | Pn)
is made internally and non-deterministically where any Pi (1 ≤ i ≤ n) may execute sub-
sequently. The set pattern {P1,P2, ...,Pn} denotes interleaving execution where any Pi
(1 ≤ i≤ n) may perform their local actions without referring to each other. The scope set
{∗ < a1 − a2 > P∗} defines several same pattern-list P execution without PRECEDES
order. In contrast, iterative pattern (∗ < a1− a2 > P∗) defines several pattern-list P exe-
cution in PRECEDES order, where each P must perform when the previous one has been
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finished. The number of pattern-list P must fall in the predefined scope in both iterative
patterns. The if b {P} else {Q} is a conditional branching, when the boolean expression
b is evaluated to be true, the system performs P, else performs Q. All the variables in
expression b are global variables. Similarly, the while loop while b {P} behaves contin-
uously as pattern-list P or finishes the while loop immediately according to the value of
b. A middle event can be referenced in the pattern-list.
SCHEMA Client Server
ROOT Client : {∗ < 2− 2 > Request Info Receive Result Executing ∗} Skip;
ROOT Server : {∗ < 2− 2 > Receive Con Processing Provide Result ∗} Skip;
ROOT Connector : (∗ < 2− 2 > Request Info Receive Con
Provide Result Receive Result ∗) Skip;
Client, Connector SHARE ALL Request Info, Receive Result;
Server, Connector SHARE ALL Receive Con, Provide Result;
Figure 4.1: A Client Server Schema
We present two MP schemas to illustrate the syntax more clearly. One is the
Client Server schema in Figure 4.1 and the other is the Pipe Filter schema in Figure 4.2.
Both of the schemas are defined in the scope of case 2. In the Client Server schema,
the Client can request information from the Server and then block itself to wait for the
reply. When the Server receives requests, it will process them and send back the results
to Client. After receiving the results, the Client will unblock itself and continue execut-
ing. The Connector is used to restrict the order of event between Client and Server. This
structure is quite commonly used in nowadays applications such as the Browser/Server
structure. The second one is the Pipe Filter schema which models a system whose exe-
cution is driven by data flow. There are two Filter components and one Pipe component
in this system. Both of the Filters can receive data, process data and send out data.
The Pipe is responsible for transmitting data from one Filter to another and keep the data
flow direction. The Connector here is restricting the order of event, where the Filter One
sending out data must be performed before the Pipe getting data in and the Filter Two
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SCHEMA Pipe Filter
ROOT Filter One : {∗ < 2− 2 > Get Data Processing Data Send Data ∗} Skip;
ROOT Filter Two : {∗ < 2− 2 > Receive Data Processing Data
Dispatch Data ∗} Skip;
ROOT Pipe : {∗ < 2− 2 > Data In Data Out ∗} Skip;
ROOT Connector : {{∗ < 2− 2 > (Send Data Data In) ∗}
{∗ < 2− 2 > (Data Out Receive Data) ∗} } Skip;
Filter One, Connector SHARE ALL Send Data;
Filter Two, Connector SHARE ALL Receive Data;
Pipe, Connector SHARE ALL Data In, Data Out;
Figure 4.2: A Pipe Filter Schema
receives data only after the data is sent out from the Pipe. This structure is also pop-
ular which can find its applications in many industrial examples, such as the data flow
applications, Map-reduce model in cloud computing and Yahoo! Pipes.
4.1.2 Operational Semantics of MP
In this subsection, we will present the operational semantics of MP, which trans-
lates a model into a Labeled Transition System (LTS). The sets of behaviors can be
extracted from the operational semantics accordingly. We start with the definition of sys-
tem configuration. It captures the global system state during system executions.
Definition 4.1.2 (Configuration) A system configuration is composed of two compo-
nents (V,P), where V is the current valuation of all global variables, P is the current
pattern-list expression.
The operational semantics for pattern-list is presented as firing rules associated with each
pattern-list construct. Let ΣP denote a set of shared events of pattern-list P which is
defined by share all constraint. Let ξ{P1 + · · · + Pn} denote a set of events shared by
a union of pattern-lists from P1 to Pn which is defined by share all constraint. If a leaf
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event el ∈ ξ{P1 + · · · + Pn}, we can derive that el ∈ ΣPi (1 ≤ i ≤ n). For simplicity,
a function upd(V, prog), to which given a sequential program and valuation V , returns
the modified valuation function V ′ according to the semantics of the program. We write
V  b (or V 6 b) to denote that condition b evaluates to be true (or false) given V . 
denotes an empty event which performs no action.
Figure 4.3 and Figure 4.4 illustrate the firing rules. In event rule, the model
behaves as an atomic leaf event el. An atomic event is performed in one step during the
process of simulation or verification. The program rule is defined for the special event
which is a paragraph of sequential program. The system will update the values of global
variables according to the semantics of the program in this rule. The alternative rule is
a multiple choice rule. The system can choose any pattern-list Pi (1 ≤ i ≤ n) to execute
subsequently. In sequence rules (sequence1 and sequence2), the system executes pattern-
list P first. When P is found to be finished, the model will continue to execute pattern-
list Q. The three share rules (share1, share2 and share3) define the behavior of the root
pattern-lists under the share all constraint. The shared leaf events of multiple pattern-list
unions should be executed simultaneously. For other unshared events, they are performed
without specific order. Assuming that we have two pattern-list unions: {P1+· · ·+Pn} and
{Q1 + · · ·+Qm}, which share all leaf event el. When the system executes rule share3, one
pattern-list Pi (1 ≤ i≤ n) from union {P1+· · ·+Pn} and the other pattern-list Qj (1 ≤ i≤
m) from union {Q1+· · ·+Qm} are chosen to execute the event el simultaneously. If event
el is not a shared event, it can be executed without any specific order, which is defined
by rule share1 and rule share2. The two when rules (when1 and when2) denote a root
pattern-list which can be interrupted by multiple pattern-lists. When the system executes
the when rules, the first event of pattern-list Qi (1 ≤ i ≤ n) may be inserted in the event
trace at any place within the root trace, then the trace is continued with events specified
by pattern-list Qi. For restart rule, users can choose to put a RESTART clause after the
interruption pattern-list Qi (1 ≤ i ≤ n). It defines that the event trace can restart from
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the beginning of the root pattern-list after the interruption. The iterative rules (iterative1
and iterative2) describe a scope sequence operation which implies the pattern-list P can
happen sequentially for a number of times. Integer a is randomly chosen between a1
and a2 in order to specify the number of iteration times. If the value of a is chosen
to be 0, the system has no behavior. Otherwise, it will behave as rule iterative1. The
set rule denotes a set of various pattern-lists execute concurrently without an ordering
relation between them. The pattern-lists in set are executed without PRECEDES order.
The middle rule denotes that you can place a pattern-list P behind a middle event M.
This rule captures the behavior of the IN relation. The middle event can be regarded
as a pattern-list reference. The scope rules (scope1 and scope2) denote a number of
pattern-list P execute concurrently without PRECEDES order. Rules scope1 and scope2
are defined according to the value of a. The two condition (condition1 and condition2)
rules define how to execute the conditional choice. If expression b is evaluated to be true,
the pattern-list P is executed, otherwise pattern-list Q is executed. The two while (while1
and while2) rules define how the while loop works. If the value of expression b is true,
the model behaves continuously as pattern-list P. Otherwise, it will finish the loop.
The MP Schema is translated into the Label Transition System (LTS) to perform
simulation and verification. The definition of LTS is given as below.
Definition 4.1.3 (Label Transition System (LTS)) Label Transition System (LTS) is rep-
resented by a 3-tuple M = (S, init,Tr) where S denotes the set of states; init denotes
the initial state which belongs to S; Tr is the transition relation which has the form of
(S, e, S′) where e is a leaf event, S and S′ are system configurations before and after the
transition.
The labeled transition relationship conforms to the operational semantics present-
ed in Figure 4.3 and Figure 4.4. A finite execution of MP model is a finite sequence of
alternating states/events 〈s0, e0, s1, e1, · · · , en, sn+1〉 where s0 = init and si ei→ si+1 for all
0 ≤ i ≤ n. The event trace of MP Schema is extracted from the execution sequence by
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excluding all the states 〈e0, e1, · · · , en〉. Each trace can be viewed as a valid execution of
the abstract MP machine.
4.2 Verification
There are two types of properties we are concerned with in model checking. One is the
safety property which guarantees that nothing bad happens. Examples of safety prop-
erties are deadlock-freeness and reachability checking. The other one is the liveness
property which checks whether something good eventually happens. For this property,
LTL is a good candidate because the MP model makes explicit use of the events, states
and variables. Moreover, the LTL provides a very intuitive and very mathematically pre-
cise notation for expressing properties about the Linear Temporal relation between the
states/events in execution [14].
In MP model checker, we implement two searching strategies: Depth-first-search
(DFS) and Breadth-first-search (BFS) to support the deadlock-freeness and reachability
checking. A MP model is deadlock-free if and only if there does not exist a finite exe-
cution 〈s0, e0, s1, e1, · · · , en, sn+1〉 such that sn+1 is a deadlock state (i.e., a state at which
no firing rules are applicable). Given a proposition p, a state satisfying the predicate is
reachable (or equivalently p is reachable) if and only if there exists a finite execution
〈s0, e0, s1, e1, · · · , en, sn+1〉 such that sn+1 = (Vn+1,Pn+1) and Vn+1  p. Compared with
the former two, the LTL is relatively complex but is very useful in checking liveness prop-
erties. Given the Client Server structure, we want to verify whether each Request Info
event performed by Client will be responded with a Provide Result event from Server
eventually. This property could be stated as below, where2 and3 are modal operators
which denote ‘always’ and ‘eventually’ respectively.
2 (Request Info ⇒3Provide Result)
Such properties are very important in demonstrating the normal operations of systems.
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The integrated LTL formula [37] is defined as follows:.
φ ::= p | a | ¬φ | φ ∧ ψ | Xφ | 2φ |3φ | φUψ
where p ranges over a set of propositions (formulated via predicates on global variables
in MP) and a ranges over the events. Let pi = 〈s0, e0, s1, e1, · · · , ei, si, · · · 〉 be an infinite
execution. Let pii be the suffix of pi starting from si.
pii  p ⇔ si  p
pii  a ⇔ ei−1 = a
pii  ¬φ ⇔ ¬(pii  φ)
pii  φ ∧ ψ ⇔ pii  φ ∧ pii  ψ
pii  X ∧ φ⇔ pii+1  φ
pii  2φ ⇔ ∀ j ≥ i • pij  φ
pii 3φ ⇔ ∃ j ≥ i • pij  φ
pii  φUψ ⇔ ∃ j ≥ i • pij  ψ ∧
∀ k | i ≤ k ≤ j− 1 • pij  φ
A model satisfies φ if and only if every infinite trace satisfies φ. A variety of
properties can be expressed in LTL formulaes very concisely. In MP model checker,
users can verify LTL properties with or without fairness. Moreover, different levels of
fairness are supported including global fairness, event-level strong fairness and weak
fairness. More details can be found in [39] and [38].
4.3 Case Study and Evaluation
4.3.1 Modeling and Verifying Radar Weapon System
In this subsection, we apply our approach to model and verify the Radar Weapon sys-
tem [11] to demonstrate the MP language as well as the MP model checker implemented
in PAT. The Radar Weapon system is described via five components. Each of them rep-
resents a subsystem modeled by root event. The five subsystems are Generator, Radar,
Weapon, Control and Enemy Missile respectively. The Generator is in charge of sup-
plying power for Radar and Weapon when both of them are deployed. The Radar is
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responsible for detecting the Enemy missile. If the enemy is detected, it will activate the
Weapon. When the Weapon attacks the enemy, it can either hit or miss it. The Control
subsystem is used to coordinate the behaviors of Generator and Radar. The Radar must
start working only after the Generator is launched. The environment is represented by
Enemy Missile which may either approach or hit any of Generator, Radar, or Weapon.
If the Generator is hit, the consequence is causing termination of energy production or
consumption correspondingly. If the Radar and Weapon are hit, they can be repaired and
resume work afterwards. The MP code of this system is given in Figure 4.5.
In this system, if the Generator is hit by the Enemy Missile, the deployed Radar,
Weapon will get in the critical state of missing the power supply. If the system is in
the critical state, the Radar and Weapon should stop working in a real word situation.
Therefore, we want to guarantee that after the system entering critical state, the Radar
and Weapon cannot be launched anymore. In order to check the designed system, we
express the above properties in LTL formulaes as follows:
2(Generator hit⇒ !(3Weapon On))
2(Generator hit⇒ !(3Radar On))
The first property means whenever the Generator is hit, the Weapon will not be launched
eventually. Similarly, the second property means whenever the Generator is hit, the
Radar can not be launched eventually. We verify these two properties in MP model
checker. Both of the verification are done in the scope of case 2. The verification results
reveal that the first property is valid. However, the second property is not satisfied. One
counterexample is displayed as follows:
Approaching→ Approaching→ Generator hit
→ Generator Off → Repair → Idle→ Idle
→ Idle→ Idle→ Generator On→ Radar On
From the trace of the counterexample, we can see that after being hit, the Gen-
erator can be repaired and restart work. Therefore the Radar can be launched after the
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Generator is hit. Whereas, the Weapon On event is simultaneously synchronized by the
Radar, Weapon and Enemy Missile. Even if the Radar is launched, the Weapon stil-
l cannot be triggered after the Generator is hit. We can modify the system schema by
removing the Repair event and the RESTART clause from the Generator root event to
make the properties of the system desirable. The modification means that the Generator
cannot be repaired after it is hit by Enemy Missile. We continue to verify the above
two properties in MP model checker, both of the properties turn out to be valid in this
situation.
4.3.2 Performance Evaluation
We conducted experiments on the client-server, pipe-filter and radar-weapon system to
evaluate the performance. In order to compare with other tools, we model the client-
server and pipe-filter structures both in PAT and Alloy [1]. In case of the client-server
structure, the property that each request performed by the client will be responded by
the server eventually is verified. For the pipe-filter structure, the property that data re-
ceived by one filter is transferred to and dispatched by another filter is checked. Table 4.1
displays the property type and experiment results. Table 4.2 shows more detailed infor-
mation. The data are obtained with Intel Core 2 Quad 9550 CPU at 2.83GHz and 3GB
memory. Symbol ‘-’ denotes out of memory. The number of states and transitions are
acquired in PAT. The experiments are done in scope of different cases. From the table,
we can see PAT performs better than Alloy in most cases. This is because the operational
semantics are directly implemented in PAT without extra transitions. The models can be
precisely constructed through MP schemas. But in Alloy, users have to explicitly model
the relations between events which are complex and tedious.
We further evaluate the performance of our approach through much bigger cases
of the radar-weapon system. The experiment results is displayed in Table 4.3, where
one of the LTL properties that whenever the Generator is hit, the Weapon will not be
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launched eventually is verified in PAT. The results show that PAT performs reasonably
well and can handle large scope cases in short time. Models used in the experiments can
be downloaded from the webpage1.
Model Type Property Result
Client Server LTL-1 2(Request Info→3Provide Result) Valid
Pipe Filter LTL-2 2(Get Data→3Dispatch Data) Valid
Radar Weapon LTL-3 2(Generator hit→ !(3Weapon On)) Valid
Table 4.1: Experiment Results on Different Properties
Model Scope Type States/Transitions Time(Sec)PAT Alloy
Client Server 3 LTL-1 366/690 0.04 0.12
Client Server 4 LTL-1 2751/5932 0.22 2.07
Client Server 5 LTL-1 21522/53160 1.44 -
Pipe Filter 2 LTL-2 426/1041 0.11 0.09
Pipe Filter 3 LTL-2 3132/10180 0.36 2.60
Pipe Filter 4 LTL-2 34702/159655 2.94 -
Table 4.2: Experiment Results on Comparing PAT with Alloy
Model Scope Type States Transitions Time(Sec)
Radar Weapon 6 LTL-3 355466 1435108 47.24
Radar Weapon 7 LTL-3 619127 2521028 94.58
Radar Weapon 8 LTL-3 1006569 4125666 178.70
Radar Weapon 9 LTL-3 1551272 6391642 255.28
Table 4.3: Experiment Results on Handling Large Scope Cases in PAT






(V, {prog})→(upd(V, prog), )
1 ≤ i ≤ n, (V,Pi) el→ (V′,P′i )
[ alternative ]












el→ (V′,P′i ) , 1 ≤ i ≤ n, el 6∈ ΣPi
[ share1 ]
(V, < P1, · · · ,Pi, · · · ,Pn, Q1, · · · ,Qm >) el→ (V′, < P1, · · · ,P′i , · · · ,Pn, Q1, · · · ,Qm >)
(V,Qj)
el→ (V′,Q′j ) , 1 ≤ j ≤ m, el 6∈ ΣQj
[ share2 ]
(V, < P1, · · · ,Pn, Q1, · · · ,Qj, · · · ,Qm >) el→ (V′, < P1, · · · ,Pn, Q1, · · · ,Q′j , · · · ,Qm >)
(V,Pi)
el→ (V′,P′i ), (V,Qj)
el→ (V′,Q′j ), 1 ≤ i ≤ n, 1 ≤ j ≤ m, el ∈ ξ{P1 + · · ·+ Pn}, el ∈ ξ{Q1 + · · ·+ Qm}
[ share3 ]




(V,P when (Q1, · · · ,Qn)) el→ (V′,P′ when (Q1, · · · ,Qn))
(V,Qi)
el→ (V′,Q′i ) , 1 ≤ i ≤ n
[ when2 ]
(V,P when (Q1, · · · ,Qi, · · · ,Qn)) el→ (V′,Q′i )
Figure 4.3: MP Firing Rules: Part One
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(V,Qi)
el→ (V′,Q′i ) , 1 ≤ i ≤ n
[ restart ]
(V,P when (Q1, · · · ,Qi[RESTART], · · · ,Qn)) el→ (V′,Q′i P when (Q1, · · · ,Qi[RESTART], · · · ,Qn))
(V,P)
el→ (V′,P′) , 0 ≤ a1 ≤ a ≤ a2 , a 6= 0
[ iterative1 ]
(V, (∗ < a1 − a2 > P ∗)) el→ (V′,P′ P · · · P︸ ︷︷ ︸
a− 1
)
0 ≤ a1 ≤ a ≤ a2 , a = 0
[ iterative2 ]
(V, (∗ < a1 − a2 > P ∗))→(V, )






el→ (V′,P′i ) , 1 ≤ i ≤ n
[ set ]
(V, {P1, · · · ,Pi, · · · ,Pn}) el→ (V′, {P1, · · · ,P′i , · · · ,Pn})
(V,P)
el→ (V′,P′) , 0 ≤ a1 ≤ a ≤ a2 , a 6= 0
[ scope1 ]
(V, {∗ < a1 − a2 > P ∗}) el→ (V′, {P′,P, · · · ,P︸ ︷︷ ︸
a− 1
})
0 6 a1 ≤ a ≤ a2 , a = 0
[ scope2 ]
(V, {∗ < a1 − a2 > P ∗})→(V, )
V  b, (V,P) el→ (V′,P′)
[ condition1 ]
(V, if b {P} else {Q}) el→ (V′,P′)
V 6 b, (V,Q) el→ (V′,Q′)
[ condition2 ]
(V, if b {P} else {Q}) el→ (V′,Q′)
V  b, (V,P) el→ (V′,P′)
[ while1 ]
(V,while b {P}) el→ (V′,P′ while b {P})
V 6 b
[ while2 ]
(V,while b {P})→ (V, )




ROOT Generator : (∗ < 2− 2 > Idle Generator On
Generating Generator Off ∗)
WHEN { Generator hit ⇒ Generator Off Repair [RESTART] };
ROOT Radar : (∗ < 2− 2 > Idle Radar On Radar Working Radar Off ∗)
WHEN { Radar hit ⇒ Radar Off Repair [RESTART] };
Radar Working : (∗ < 2− 2 > ( Target detected | No target ) ∗);
Target detected : Weapon On;
ROOT Weapon : (∗ < 2− 2 > (Idle | Weapon On Shoot Recharge) ∗)
WHEN { Weapon hit ⇒ Repair [RESTART] };
Shoot : ( Hit | Miss );
ROOT Control : (∗ < 2− 2 > Generator On Radar On Monitoring
Radar off Generator Off ∗)
WHEN { Generator hit ⇒ Generator Off Repair [RESTART] ,
Radar hit ⇒ Radar Off Repair Radar On [RESTART] };
ROOT Enemy missile : (∗ < 2− 2 > ( Approaching | Target detected )
∗) Boom
WHEN { Hit⇒ Win };
Boom : ( Generator hit | Radar hit | Weapon hit | Miss );
// ============================== Constraint
Radar, Weapon, Enemy missile share all Weapon On;
Weapon, Enemy missile share all Hit, Weapon hit;
Control, Generator share all Generator On, Generator Off ;
Control, Radar share all Radar On, Radar Off ;
(Generator + Radar), Control share all Repair;
Control, Generator, Enemy missile share all Generator hit;
Control, Radar, Enemy missile share all Radar hit;
// ============================== Assertion
#assert RadarWeaponSystem |= 2(Generator hit⇒!(3Weapon On));
#assert RadarWeaponSystem |= 2(Generator hit⇒!(3Radar On));
Figure 4.5: MP code of The Radar Weapon System
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Chapter 5
Completed Work 2: Developing An
Architecture Style Library Based On
Wright# Language
In this Chapter, we present our work of developing an architecture style library utilizing
the Wright# language [45]. Firstly, we propose a new software architecture description
language – Wright#, by combing several previous works and adding new features. The
structural description of the language is extended from the Wright notation which was
proposed by Allen and Garlan in 1997. We adopt the Cofiguration structure of the lan-
guage to capture the behavior and interaction of each part of the system. The structure
is clearly and precisely designed to give users a topology representation of how the sys-
tem is composed and operated. We extend Wright with a rich set of syntax to describe
concurrent communications between the components and connectors. We formally de-
fine the syntax and operational semantics of Wright# to provide the foundation of formal
analysis. The new language is capable of describing both static and dynamic system
behaviors, as well as supporting the architecture style reconfiguration and reuse. Based
on the formal semantics, we further develop a dedicated model checking module for
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Wright# in the PAT verification framework, which supports modeling, simulation and
verification of Wright# models.
Large and complex software systems are often best represented using a combina-
tion of different architectural styles. In light of this observation, we build an architecture
style library in the tool to facilitate the reuse of basic and common architecture pattern-
s with extension. The library contains a set of commonly used software architecture
styles, such as the client-server, peer-to-peer, pipe-filter, publish-subscriber, shared-data,
etc. With the help of the style library, users are able to extend and reuse existing struc-
tures in their software architecture designs. We will demonstrate our approach with a real
world case study of a Teleservices and Remote Medical Care System (TRMCS), where
the effectiveness and scalability of the approach are evaluated.
5.1 Formal Syntax and Semantics of Wright#
In this subsection, we present the formal syntax and operational semantics of the Wright#
architecture description language. Our notation is heavily influenced by the Wright lan-
guage, which adopts an architecture view of Component-and-Connector (C&C) [17]. In
this view, each part of the software systems will be described as a component. The con-
nections among them will be described as connectors. The independent units, such as
objects, clients, servers and databases are regarded as components. Each component can
interact with others through connectors which mostly represent communication links,
data flows and interaction protocols. So as to understand this view more intuitively, we
usually use box-and-line diagrams to depict the C&C view. Components are drawn as
boxes and connectors are drawn as lines in the diagram. A simple example is given in
Figure 5.1(a). In this example, there are four clients, one server and four communica-











Configuration ClientServer  
 Component Client 
                         Port Request    [Client interface protocol] 
                         Computation    [Client complete behavior] 
 Component Server 
                         Port Provide     [Server interface protocol] 
             Computation     [Server complete behavior] 
 Connector CnS  
             Role Consumer [Connect with Client’s port] 
             Role Provider    [Connect with Server’S port] 
             Glue                    [Connector specification] 
 Instances  
             a: Client;   c : CnS;   s : Server;    
 Attachments  
                     a.Request as c.Consumer; 
             s.Provide  as c.Provider; 
 
  
   (b) The Structure of Configuration
Figure 5.1: The Structure of Wright#
5.1.1 Formal Syntax of Wright#
The syntax of Wright# is formalized in this subsection. We start with the formalization
of the Component definition as follows.
Definition 5.1.1 Component. A component is a 4-tuple C = (VarC, initC,Computation,
Ports), where VarC is a set of variables; initC is the initial valuation of the variables;
Computation defines the behavior of the component; Ports is a set of ports.
Ports serve as the interfaces for the component to communicate with its envi-
ronment. The specification of each port indicates what interaction the component has
involved in. A more comprehensive description of the properties of each Component is
given by Computation. Similarly, connectors have a Glue and a set of Roles as defined
below to specify the links between components. Each role explains how each participant
joins the interaction. The Glue provides a complete description about how the partici-
pants work together to finish the connection. We can see that the function of Glue in a
connector is much as the Computation in a component. Variables inside the components
or connectors are local, which cannot be accessed by other components or connectors.
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Definition 5.1.2 Connector. A connector is a 4-tuple N = (VarN , initN ,Glue,Roles),
where VarN is a set of variables; initN is the initial valuation of the variables; Glue
defines the behavior of the connector; Roles is a set of roles.
Definition 5.1.3 Configuration. A configuration model is a 5-tuple C = (Ch,C,N, I,A)
where Ch is a set of channels; C is a set of components; N is a set of connectors; I is a
set of instances of components and connectors; A defines the mapping from components’
ports to connectors’ roles.
In order to give a complete specification of the system architecture, we introduce
a Configuration schema. Besides the components and connectors, configuration also
includes the instance definitions I and the attachment definitions A. In the instances,
users need to define a specific number of instances for each participated component and
connector in the system. We can understand instances as the created objects of each pre-
defined class in Object-Oriented programming languages such as JAVA and C#. Each
instance can inherit all the properties and computations of the component or connector.
The components and connectors are more like types that can be reused in many actual
examples. The name of each instance is required to be explicitly and uniquely defined
to avoid conflicts. Following instances, there is only one part left for completing the
configuration which is the attachment relations. In attachments, the components’ ports
are associated with the connectors’ roles to form the whole system. Especially, the at-
tached ports and roles are required to be compatible in function. The components are
only permitted to attach to connectors. Therefore, the components, connectors, instances
and attachments altogether define the configuration of a whole system architecture. Fig-
ure 5.1(b) shows the syntax structure of a configuration for a client-server system.
The syntax to define the behaviors of components and connectors in Wright are
based on a subset of CSP language. We propose a more complete syntax to model compo-
nents and connectors. The constructs mainly includes process, events, internal/external
choices, and parallel composition. Compared with Wright, our syntax includes various
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concurrent communications, hierarchical control flows, and a rich set of data structures
and operations.
P = Stop | Skip – primitives
| e{prog} → P – event prefixing
| ch!exp→ P | ch?x→ P – channel communication
| P ; Q – sequential composition
| P 2 Q – choice operator
| if b {P} else {Q} – conditional choice
| [b]P – state guard
| P ‖ Q – parallel composition
| P ||| Q – interleave composition
| P 4 Q – interrupt
| ref (Q) – process reference
In the above, we present the syntax of architecture processes for describing the
behavioral aspects of the Ports, Computation, Roles and Glue. Architecture processes are
abbreviated as processes for simplicity in the sequel. P and Q are architecture processes,
e is a simple event, ch is a channel, b is a boolean expression. In addition, e! represents
an event which sends out data to its environment, e? represents an event which receives
data from the environment. Process Stop does nothing but represents the system enter-
ing deadlock state. Skip is a process that means successful termination. Event prefixing
e→ P engages in event e first and then behaves as process P. If event e is attached with
a program, the program will be executed together with the occurrence of event e. P ; Q,
behaves as P until its termination and then behaves as Q. Choice P 2 Q is resolved only
by the occurrence of an event. Both if b {P}else{Q} and [b]P are conditional branchings.
For the former, when b is evaluated to be true, the system performs P, else performs Q.
For the latter, process P can be executed until b is evaluated to be true. Parallel compo-
sition of two processes with barrier synchronization is written as P ‖ Q, where P and
Q may perform lock-step synchronization, i.e., P and Q execute an event simultaneous-
ly. Two processes which run concurrently without barrier synchronization is written as
P ||| Q, where ||| denotes interleaving. Both P and Q may perform their local actions
without referring to each other. P 4 Q behaves process P first until the first visible event
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of process Q is engaged, and then the control is transferred to Q. Given a channel ch
with pre-defined buffer size, process ch!exp → P evaluates the expression exp (with the
current valuation of the variables) and puts the value into the tail of the respective buffer
and behaves as P. Process ch?x→ P gets the top element in the respective buffer, assigns
it to variable x and then behaves as P. Sending/receiving multiple messages at once is
supported. If a channel has buffer size 0, it is a synchronous channel, whose input and
output communications must occur synchronously. A process expression could be given





Port input = ReceiveData?→ input;
Port output = SendoutData!→ output;




Role data in = SendoutData!→ data in;
Role data out = ReceiveData?→ data out;




f 1, f 2 : filter;
p : pipe; }
Attachments
{
f 1.output as p.data in;
f 2.input as p.data out; }
}
Figure 5.2: A Data-flow Model
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In order to illustrate this language more clearly, we present a simple Wright# mod-
el of data flow structure in Figure 5.2. In this model, the filters could send data through
pipes to other filters. We define filter to be a component and pipe to be a connector.
Each filter has two ports: one input port and one output port. Two roles are defined in
connector to indicate how data is transmitted among filters. In this model, there are two
instances of filter and one instance of pipe. The attachments portion can explain itself
clearly. Overall, the data flow structure is formally and concisely defined that filter f 1
sends out data to filter f 2 via pipe p continuously.
5.1.2 Operational Semantics of Wright#
In this subsection, we present operational semantics of Wright# models, which translates
a model into a Labeled Transition System (LTS). The sets of behaviors can be extracted
from the operational semantics, thanks to congruence theorems. In order to define the
operational semantics of a system model, we first define the notion of system state to
capture the global system information during the executions.
Definition 5.1.4 (System state) A system state is composed of two components (V,P)
where V is a function mapping a variable name to its value, which we refer to as a
valuation function, and P is an architecture process.
First of all, we present the operational semantics for architecture processes as
firing rules associated with each process construct. Let Σ denote a set of events. For
simplicity, a function upd(V, prog), to which given a sequential prog and V , returns the
modified valuation function V ′ according to the semantics of the program. We write
V  b (or V 6 b) to denote that condition b evaluates to be true (or false) given V . We
write eva(V, exp) to denote the value of the expression evaluated with variable valuations
in V .
Figure 5.3 illustrates the firing rules. Rule prefix captures how event associated
with sequential programs are handled, i.e., the occurrence of the event and program is
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simultaneous and appears, to the system, to be atomic. Notice that, this is the only
way global variables are modified. Rule channel captures the semantics of synchronous
channel communication. We remark that there are two rules (con1 and con2) associated
with if b {P} else {Q}, whereas only one rule (guard) is associated with [b]P. Therefore,
if b is false given [b]P, then the process is blocked until b becomes true. The semantics
of parallel composition P ‖ Q are captured using three rules. Either P or Q can make
a move if the event x is not in their common alphabets (see rule p1 and p2), otherwise
P and Q have to synchronize on x (see rule p3). Function αP, also called the alphabet
of P, returns the set of events that appear in process P. Notice that the event in a data
operation is called non-communicating event, which is excluded from the alphabet in
parallel processes.
To define the behavior of configuration schemas, we firstly define the behavior
of components and connectors. A prefixing function prefix(pre,P) is defined as adding
prefix “pre :” to all the events and channel communications of process P. One example
is shown below.
prefix(a, invoke?→ return!→ Provider) =
a : invoke?→ a : return!→ prefix(a,Provider)
For a process definition P =̂ Q, we define dprefix(P) as prefix(name(P),Q),
where name(P) represents symbol “P :”. One example is shown below.
dprefix(Consumer =̂ req!→ result?→ Consumer) =
Customer : req!→ Customer : result?→ prefix(Customer,Customer)
Given a component C = (VarC, initC,Computation,Ports), its behavior PC is de-
fined as a parallel composition of Computation and Ports with the application of dprefix
function on each port. Similarly, for a connector N = (VarN , initN ,Glue,Roles), its be-
havior PN is defined as a parallel composition of Glue and Roles with the application of
dprefix on each role. The reason of adding the port name (or role name) as the prefix in the
events in port process (or role process) is to synchronize with the events in Computation
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(or Glue) process. One example of a filter component in a pipe-filter structure is shown
below.
Pfilter = Glue ‖ dprefix(input) ‖ dprefix(output)
Given a configuration, for an instance declaration i : component (or i : connector),
the behavior of i is defined as Ii = prefix(i,Pcomponent) (or Ii = prefix(i,Pconnector)). For
a mapping a.p as b.r from a component a port p to a connector b role r, the meaning for
such mapping is to rename all the events prefixed with “b : r :” in Ib by replacing the
prefix “b : r :” to “a : p :”. The semantics of a configuration C = (Ch,C,N, I,A) is
defined using a LTS as follows.
Definition 5.1.5 (Configuration LTS) Given a configuration C = (Ch,C,N, I,A), let Σ
denote the set of all events in all instances in I by applying the mapping rules in A. The
labeled transition system corresponding to C is a 3-tuple LC = (S, init,→), where S is
a set of states, init ∈ SC is the initial state (initC,PC) (initC is the combination of all the
valuations of all instances in I, PC is a parallel composition of behaviors of all instances
in I by applying the mapping rules in A), and →⊆ S × Σ × S is a labeled transition
relation.
Given an LTS (S, init,→), the size of S can be infinite for two reasons. First, the
variables may have infinite domains or the channels may have infinite buffer size. We
require (syntactically) that the sizes of the domains and buffers are bounded. Second,
processes may allow unbounded replication by recursion, e.g., P = (a → P; c →
Skip)2b → Skip, or P = a → P ||| P. In this work, we consider only LTSs with a finite
number of states for the reason of applying model checking. In particular, we bound
the sizes of value domains and the number of processes by constants. In our examples,
bounding the sizes of value domains also bounds the depths of recursions.
As PAT is a generic verification framework, a dedicated model checking module
– ADL, is implemented based on the above formal syntax and operational semantics of
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the Wright# language. The ADL module supports Wright# with featured model editor,
animated simulator and verifier. The user friendly simulator can interactively and visual-
ly simulate system behaviors by random simulation, user-guide step by step simulation,
complete state graph generation and counterexample visualization. Most importantly, it
implements various verification techniques catering for different property analysis such
as deadlock-freeness, divergence-freeness, reachability checking, LTL properties with
or without fairness assumptions and refinement checking. In the next subsection, we
will present a variety of architecture structure patterns that can be modeled by the ADL
module.
5.2 Formalizing Architecture Style Library
In this subsection, we present the style library that we defined for ADL module in PAT.
The purpose of such a library is for the extension as well as reuse of the common struc-
ture patterns in a complex design. The style library we have built includes a set of basic
architecture styles, e.g., Client-server, Peer-to-peer, Pipe-filter, Publish-subscriber and
Shared-data. These five styles are all well known and widely used architectures espe-
cially for systems related to network and data flows. In the following, we will introduce
these styles one by one and give instructions on how to inherit them in a user’s model.
Client-server style is a basic architecture style where there are two components:
client and server, also with a request/reply connector communicating them. The style
modeled in Wright# is shown in Figure 5.4. The client usually requests services or infor-
mation from the server and then waits for the reply. During this period, the client does
nothing but block itself. When the server receives request, it will process and send back
the results to client. After receiving the results, client will unblock itself and continue
executing. The connector in this style takes charge of transmitting request message from
client to server and the returned results from server to client. Each client has one request
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port. Each server has an indefinite number of provide ports which permit an arbitrary
number of clients connecting with it. Therefore, we add one parameter i to define the
number of provide ports. When users extend this style, they should specify the concrete
value of i. In the request/reply connector we set two roles to establish the connection –
one is the consumer role, the other is the provider role. This connector has the function of
restricting the data flow direction among components. Client-server style is commonly
used in developing network related applications, such as the Browser/Server structure.
Pipe-filter style presents a system whose execution is driven by data flow. The
style modeled in Wright# is shown in Figure 5.5. The components in this style are
named filters. One filter can have multiple input ports to receive data and multiple output
ports to send out data. The connector pipe is responsible for transmitting data from one
filter’s output port to another filter’s input port. One pipe has a single data in role and a
single data out role to connect two filters. The computation of pipe always preserves the
data flow’s sequence. In this style, the attachment relation associates the output ports of
filters with the data in roles of pipes and the input ports of filters with data out roles of
pipes. The number of input ports and output ports are set as two parameters. This makes
the filters more flexible to adapt to user’s model. This style can find its applications in
many industrial examples, such as data flow applications, Map-reduce model in cloud
computing and Yahoo! Pipes.
Peer-to-peer style is quite similar to Client-server style but is more complex. It
distinguishes itself by allowing each peer to act as both server and client which means
it can provide service and invoke service simultaneously. Therefore, each peer has one
client port and one server port behaving actions just as in Client-server style. The style
modeled in Wright# is shown in Figure 5.6. In the computation portion, the client pro-
cess is executed interleaved with the server process. There are four roles defined in the
connector, namely, clientA, clientB, serverA, and serverB. The relations among them are
specified in the glue where clientA could request services from serverB and clientB could
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request services from serverA. Peer-to-peer style is becoming more and more popular
in nowadays systems. Many file sharing and instant messaging systems like BitTorrent,
eDonkey, MSN and Skype are all utilizing this architecture.
Publish-subscriber style is mainly applied to describe asynchronism systems. The
style modeled in Wright# is shown in Figure 5.7. It contains two categories of compo-
nents: publishers and subscribers. In this style, the publisher could publish events which
are distributed to its subscribers. The connector takes charge of doing the distribution.
Each publisher has one generate port to generate events. Each subscriber has one accept
port to receive a variety of events. The connectors in this style have publisher roles and
subscriber roles to connect with generate ports and accept ports in components. In prac-
tical applications, a publisher usually publishes events to multiple subscribers. Taking
this factor into account, the number of subscribers is defined as a parameter in the con-
nector. When users inherit this style, the value of parameter need to be set in accordance
with the number of subscriber instances. Representative examples of this style include
mailing systems and social networks, such as Facebook and Twitter.
The Shared-data style modeled in Wright# is shown in Figure 5.8. This style
contains two types of components. The ones storing large amount of persistent data
are called repositories. The others mainly reading or writing data to repositories are
regarded as users. Initially, the repositories provide a set of initial data. Then, users can
retrieve or change the data subsequently. The repository has one Initial port to do data
initialization. The user component has one behave port to perform either data reading or
writing. Typical example of this style is the database management systems.
In the above architecture library, all of the styles are verified to be deadlock free
and satisfy desirable safety and liveness properties, which are specified in the form of
state/event LTL formulae. The safety property guarantees nothing bad happens, whereas
the liveness property assures that something good eventually happens. Furthermore, the
style library is extensible and reusable through inheritance. In the next subsection, we
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will demonstrate the use of the style library in modeling a complex system architecture.
5.3 Case Study and Evaluation
In this subsection, we apply our approach to the modeling and verification of the Teleser-
vices and Remote Medical Care System (TRMCS). The TRMCS system aims at provid-
ing medical services to at-home users through the Internet or mobile phones. Syntheti-
cally, the system should provide the following capabilities:
1. Allow the user or monitoring software to issue help requests to the assistance cen-
ter.
2. Guarantee the continuous service of the system.
3. Guarantee the delivery of help service in response to a help request in a specific
critical time.
4. Handle several help request in parallel that compete for service by overlapping in
time and space.
5. Handle dynamic changes to the number and location of users.
6. Provide persistent repository of data and history log.
The component and connector view diagram in Figure 5.9 illustrates the overall
architecture of TRMCS system. From the diagram, we can observe that the TRMCS
consists of a multi-styled structure in its design, which includes client-server, pipe-filter
and publish-subscriber. We will discuss details on modeling and verifying this system in
the following section.
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5.3.1 Modeling and Verifying TRMCS
The system could receive requests in two different ways according to the requirements.
In one case, a patient with a medical emergency sends a help request to TRMCS sys-
tem. The patient expects to receive a reply in certain critical time. In the other case,
a patient may have internet-based medical monitors that give continuous readouts, e.g.,
EKG, EEG. A help center may contract to read these monitors over the net and raise
alerts when dangerous values are detected. For the above two cases, we separately use
the components Patient Monitors and Receive Ports to model their behaviors. When
monitors detect dangerous values or ports receive user calls, they both can report re-
quests to Central Dispatcher for further processing. The relationship between them and
the dispatcher are client-server structures. The critical part of this system is the Central
Dispatcher. It is in charge of organizing the other parts and responsible for communicat-
ing. It can receive requests from all ports and monitors concurrently and process them
in parallel. In order to check the validity of each request, The dispatcher need retrieve
patient information from patient database. Hence, the relationship between dispatcher
and databases can be viewed as client-server structures. There are two types of patient
database: Main Database and Backup Database. When the main database fails to re-
sponse, the access should automatically switch to the backup database. The data inside
the main and backup databases should always be synchronized to avoid inconsistency.
The connections between two types of databases are pipe-filter structures. After receiv-
ing the requests, dispatcher will distribute them to help centers for proving emergency
assistance. A request can be either picked by a help center actively or assigned by the
dispatcher to help centers passively. Therefore, the help centers have to register in dis-
patcher and receive the published incident information from dispatcher. We can get that
the relationship between the dispatcher and the help centers is a publisher-subscriber
structure. In terms of each request, the system needs to record the request launch time
and the time of assignment or selection. That means the dispatcher needs to write logs
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for each request. The connection between the dispatcher and system logs is another pipe-
filter structure. In order to get the current time, the dispatcher should register to a clock
subsystem to receive time value periodically. The connections between the clock and
dispatcher can be considered as another publisher-subscriber structure. We model this
TRMCS system in PAT. The detailed model can be found on webpage1.
1. assert TRMCS deadlockfree;
2. assert TRMCS |= 2((“r[0] : UserIssueRequest”)→3“p : RequestProcessed”);
3. assert TRMCS |= 2((“r[0] : UserIssueRequest”)→3“p : OutputLog : putData”);
2. assert TRMCS |= 2((“d : MainDatabaseCrash”)→3“b : BackupDBWorking”);
A variety of interesting properties could be verified in terms of TRMCS archi-
tecture design. We pick four of them listed above for demonstration. The first one is
the deadlock-free analysis. This property is checked to guarantee that the system never
reaches a deadlock state. It is checked to be valid in our model. Properties 2, 3 and 4 are
stated in LTL formulae. The second property means whenever a request is reported by
receive port 0, it will be processed by dispatcher eventually. This property can guarantee
the system never misses any request, which is very critical in medical systems. Similar-
ly, property 3 states that the incident information must be recorded in the log whenever
the dispatcher receives a request from receive port 0. The last property is used to check
whether the control will be automatically switched to the backup database whenever
the main database is unavailable, so as to guarantee the robustness and reliability of the
TRMCS system. The above three LTL properties are verified to be valid in our model.
5.3.2 Performance Evaluation
The ADL module in PAT is implemented to support the Wright# model analysis and
verification. We conducted experiments on the Client-server, Pipe-filter, and TRMCS
systems to evaluate its performance.
1More details are available at http://www.comp.nus.edu.sg/~pat/adl/.
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Model Size Property States/Transitions Time(Sec)
CS C=5 deadlock-free 40365/173101 6.98
CS C=6 deadlock-free 277857/1426404 58.85
CS C=4 2(Request : req→3Provide : pro) 29068/101358 4.28
CS C=5 2(Request : req→3Provide : pro) 250056/1078930 51.29
PF P=6,F=7 deadlock-free 24576/98304 3.92
PF P=7,F=8 deadlock-free 98304/442368 18.28
PF P=6,F=7 2(input : get→3output : put) 180225/753666 34.2
PF P=7,F=8 2(input : get→3output : put) 819201/3842050 246.8
TRMCS H=1 deadlock-free 502079/2173895 119.69
TRMCS H=2 deadlock-free 852407/3989713 221.79
TRMCS H=1 2(MainCrash→3BackupWork) 2359919/10039998 1337.73
TRMCS H=2 2(MainCrash→3BackupWork) - -
Table 5.1: Experiment Results on Different Wright# Models
Table 5.1 shows the experiment results. The data are obtained with Intel Core
2 Quad 9550 CPU at 2.83GHz and 3GB memory. Symbol ’-’ denotes out of memo-
ry. We can see in the three examples, PAT performs reasonably well. It handles 107
states/transitions in a few hours. The first two examples extends the Client-server style
and Pipe-filter style via defining multiple instances. In the last example, the number of
states and running time increase rapidly as the parameters are enlarged. This is because
of the TRMCS system is more complex in the interior communications. It is composed
by 8 components and 8 connectors for the simplest one and embedded with vast of in-
terleave and parallel operations. With the purpose of comparing the results of solely
modeling in Wright# language with utilizing the style library, we designed two models
to conduct comparison. The results demonstrate that the amount of user code is reduced
nearly 1/3 via inheriting the style library. The main reason is that most connectors can
be extended in user’s model directly. For example, in TRMCS system, the connectors
of Client-server, Pipe-filter and Publish-subscriber can be reused without any modifica-
tion. Furthermore, inheriting styles from style library can improve the correctness of user
model due to the dedicated verification of each architecture style in advance.
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V  b, (V,P) e→ (V′,P′)
[ guard ]
(V, [b]P) e→ (V′,P′)
[ prefix ]
(V, e{prog} → P) e→ (upd(V, prog),P)
(V,P) ch!→ (V,P′), (V,Q) ch?→ (V,Q′)
[ channel ]
(V,P ‖ Q) ch→ (V,P′ ‖ Q′)
P =̂ Q, (V,Q) x→ (V′,Q′)
[ def ]
(V,P) x→ (V′,Q′)
V  b, (V,P) x→ (V′,P′)
[ con1 ]
(V, if b {P} else {Q}) x→ (V′,P′)
V 6 b, (V,Q) x→ (V′,Q′)
[ con2 ]















(V,P) x→ (V′,P′), x ∈ αP, x 6∈ αQ
[ p1 ]
(V,P ‖ Q) x→ (V′,P′ ‖ Q)
(V,Q) x→ (V′,Q′), x ∈ αQ, x 6∈ αP
[ p2 ]
(V,P ‖ Q) x→ (V′,P ‖ Q′)
[ skip ]
(V, Skip) X→ (V, Stop)
(V,P) x→ (V,P′), (V,Q) x→ (V,Q′), x ∈ αP ∩ αQ
[ p3 ]
(V,P ‖ Q) x→ (V,P′ ‖ Q′)
where e ∈ Σ and x ∈ Σ ∪ {X}






Style  Client_Server 
{ 
   Component Client 
   { 
      Port Request = requestInfo!->receiveResults?->Request; 
      Computation = Request:requestInfo!->Request:receiveResults?                                                                                        
                  ->Computation; 
   } 
   Component Server(i) 
   { 
      Port[i] Provide = ReceiveCon?->provideResults!->Provide; 
      Computation = Provide[0]:ReceiveCon? 
      ->Provide[0]:provideResults!->Computation; 
   } 
   Connector Request_Reply_Con 
   { 
      Role Consumer = requestInfo!->receiveResults?->Consumer; 
      Role Provider = ReceiveCon?->provideResults!->Provider; 
      Glue = Consumer:requestInfo?->Provider:ReceiveCon! 
           ->Provider:provideResults?->Consumer:receiveResults!->Glue; 











Style Pipe_Filter  
{   
  Component Filter(i, j) 
  { 
     Port[i] input = getData?->input; 
     Port[j] output = putData!->output; 
     Computation = input[0]:getData?->output[0]:putData!->Computation;      
  } 
  Connector Pipe  
  { 
     Role data_in = putData!->data_in; 
     Role data_out = getData?->data_out; 
     Glue = data_in:putData?->data_out:getData!->Glue; 
  }   
} 






   Component Peer 
   { 
      Port Client = requestInfo!->receiveResults?->Client; 
 Port Server = ReceiveCon?->provideResults!->Server;  
      Computation = client()|||server(); 
      client() = Client:requestInfo!->Client:receiveResults?->client(); 
      server() = Server:ReceiveCon?->Server:provideResults!->server(); 
   }  
   Connector P2P_Con  
   { 
      Role clientA = requestInfo!->receiveResults?->clientA; 
  Role clientB = requestInfo!->receiveResults?->clientB; 
  Role serverA = ReceiveCon?->provideResults!->serverA; 
   Role serverB = ReceiveCon?->provideResults!->serverB; 
   Glue = clientA_serverB()|||clientB_serverA(); 
   clientA_serverB() = clientA:requestInfo?->serverB:ReceiveCon!->   
serverB:provideResults?->clientA:receiveResults!->clientA_serverB(); 
    clientB_serverA() = clientB:requestInfo?->serverA:ReceiveCon!-> 
serverA:provideResults?->clientB:receiveResults!->clientB_serverA(); 
    } 
} 
Figure 5.6: A Peer-to-peer Style
 
 
Style  Publisher_Subscriber  
{ 
 Component Publisher 
 { 
  Port Generate = pub!->Generate; 
  Computation = Generate:pub!->Computation; 
 } 
 Component Subscriber 
 { 
   Port Accept = deliver?->Accept;   
   Computation = Accept:deliver?->Computation; 
 }  
 Connector Event_Con(m) 
 { 
   Role publisher = pub!->publisher; 
   Role[m] subscriber = deliver?->subscriber;  
   Glue = publisher:pub?->Transfer(); Glue; 
   Transfer() = |||x:{0..(m-1)}@ Deliver(x); 
   Deliver(i) = subscriber[i]:deliver!->Skip; 
 } 
} 




Style  Shared_Data 
{ 
    Component Repository 
    { 
      Port Initial = InitData->Initial; 
      Computation = Initial:InitData->Computation; 
    } 
    Component User 
    { 
      Port Behave = setData!->Behave[]getData?->Behave; 
      Computation = Behave:setData!->Computation[]Behave:getData? 
                  ->Computation; 
    } 
    Connector Read_Write_Con 
    { 
      Role Initializer = InitData->Initializer;          
      Role Access_Data = setData!->Access_Data[]getData?->Access_Data; 
      Glue = Initializer:InitData->Continue();       
           Continue() = Access_Data:setData? 
                      ->Continue()[]Access_Data:getData!->Continue();                                
    } 
} 

































Figure 5.9: The Component and Connector view of TRMCS
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Chapter 6
Comparison of the two work
We have presented two different work in the previous chapters. Each of them can be used
to formalize and verify software architectures. In this chapter, we will compare these two
work in terms of their language features, verification methods, and the performance.
In the previous chapters, we have introduced two different software architecture
description languages: MP and Wright#. MP language is proposed by professor Mikhail
Auguston in 2009. This language has the merits of precise, elegant, and easy to learn.
User don’t need too much background knowledge to grasp this language well. It is quite
useful and practical in engineering field. Compared with MP, Wright# language is more
dedicated and powerful in describing the system behaviors. This language is extended
from the Wright language which was proposed by Allen and Garlan in 1997. The syn-
tax to define the system behaviors in Wright is based on a subset of CSP language. In
Wright#, we propose a more complete syntax to model the system behaviors which in-
cludes various concurrent communications, hierarchical structures and a rich set of data
structures and operations, such as global variables and event prefixing. Wright# is more
expressive with well defined styles. But, both of the languages can be used to model and
verify large and complex systems [34].
In the MP work, we applied the model checking technique to MP language for the
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first time and supported a wide range of properties checking including deadlock-freeness,
reachability, and LTL properties. In comparison, we support more verification techniques
in Wright# which includes deadlock-freeness, divergence-freeness, reachability check-
ing, LTL properties with or without fairness assumptions and refinement checking. In
addition, all the architecture styles supported in Wright# are verified to be deadlock free
and satisfy desirable safety and liveness properties.
In order to compare the performance of MP and Wright#, we conducted exper-
iments on the Client-server and Pipe-filter systems. Table 6.1 shows the experiment
results. The data are obtained with Intel Core 2 Quad 9550 CPU at 2.83GHz and 3GB
memory. From the experiment data, we can see that MP performs better than Wright# in
most cases. In the latter, the running time increase rapidly as the parameters are enlarged.
This is because of the Wright# making use of abundant parallel operations in combining
the system behaviors. The parallel operation is more complex and time-consuming than
other operations. We can consider about utilizing the reduction techniques such as par-
tial order reduction and symmetry reduction to improve the performance of Wright# in
future.
Model Size Property Time(Sec)MP Wright#
Client Server C=3 2(Request Info→3Provide Result) 0.04 0.4
Client Server C=4 2(Request Info→3Provide Result) 0.22 4.28
Client Server C=5 2(Request Info→3Provide Result) 1.44 51.29
Pipe Filter F=4 2(Get Data→3Dispatch Data) 0.11 0.3
Pipe Filter F=6 2(Get Data→3Dispatch Data) 0.36 5.8
Pipe Filter F=8 2(Get Data→3Dispatch Data) 2.94 246.8




Modeling and analyzing software architectures are useful for helping to understand the
system structures and facilitate proper implementation of user requirements. The draw-
back of many existing approaches lies in the limited verification support to the software
architecture models specified in those notations. In this thesis, we presented two ap-
proaches to solve this problem as well as developing a software architecture style library.
The first approach is using MP language to formalize and verify software archi-
tectures in the PAT framework. This language is elegantly defined and easy to learn,
especially good for users without solid SA background knowledge. Despite its practical
capability, this language is short of model checking support. In our work, we define the
formal syntax and operational semantics for MP language. Based on the formal seman-
tics we implement a dedicated model checker for MP in the PAT framework. After that,
we demonstrate the effectiveness of our approach through modeling and verification of
several case studies, and also evaluate the performance by comparing with the Alloy tool.
The second approach is based on the Wright# language, which is an extension
of the Wright language with new language features. Similar to MP, we also define the
formal syntax and operational semantics for this language and design a dedicated model
checker to support it in PAT framework. As complex system are often modeled by a
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multi-styled approach. We further develop an architecture style library based on Wright#
language, which embodies a set of commonly used architecture style patterns. Users
can extend and reuse those structures in designing their customized systems. Finally,
we demonstrate the effectiveness of this approach through a real world case study of a




In this chapter, we identify several future research directions regarding the current work.
Firstly, in terms of the language features, both MP language and Wright# lan-
guage could be extended with real-time and probabilistic properties, which can help cap-
ture the quantitative time and uncertainty factors of different components in a system.
The probabilistic factors can help users to analyze the system which has the stochastic
characteristic. Its usefulness is to give a probability with which a property is satisfied in-
stead of providing a counterexample. With this knowledge, users could decide whether
the system is reliable or not via some thresholds. Nowadays, more real-life systems have
the quantitative time properties. The time requirement is extremely important in some
critical systems like medical systems, where the request must be responded in certain
time interval. Therefore, it is quite useful to extend MP and Wright# with both real-time
and probabilistic properties.
Secondly, as a well known fact, model checking technique always faces the no-
toriously difficult problem – the state space explosion. This problem hinders the re-
searchers from applying model checking techniques to practice in significant measure.
People are seeking to adopt several reduction techniques to relief this problem. Two most
popular reduction techniques are proposed. One is partial order reduction and the other
62
is symmetry reduction. They reduce state space respectively by pruning out excessive
permutable execution orders of actions and by grouping symmetric states into one rep-
resentative state. These two techniques are quite effective when there are lots of such
relations in the system state space. For future work, we are trying to explore these re-
lations in architecture models and applying these two reduction techniques to the model
checkers which we have designed.
Thirdly, a Graphic User Interface (GUI) could be developed to assist the visual
design of the software architectures. The GUI should provide diagram representations
of the architecture models as well as support the definitions of the formal specifications.
Different components and connectors of the system can be depicted directly. In this way,
users could design their own software architectures more easily and intuitively.
Finally, for the architecture style library, we can include more recent architec-
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